Implementation of high performance image scaling processor using VLSI

Dr. S. Arun, Dr, A. V. Prathapkumar, S. Dhivya
Department of Electronics and communication Engineering
Dhanalakshmi Srivasan Engineering College, Peramabalur

Abstract
A system with low cost & low power consumption is considered as efficient. So our project deals with nearest neighbour algorithm in order to reduce the size of the memory. Dynamic estimation unit is used in order to reduce the cost in Dynamic estimation unit SPST is used. The pre-filters are used to reduce the aliasing artefacts caused by bilinear interpolation. A T-model inversed T-model and convolution kernels are proposed to make the design as less complex. It is implemented in the Xilinx 9.2i & model sim simulator.

I. Introduction
It has become a significant trend to design a low-cost, high quality, and high performance image scalar by VLSI technique for multimedia electric products. The image scaling is done by means of applying image interpolation methods. Image interpolation is that a method to increase or decrease the number of pixels in a digital image. Image interpolation is of two types namely adaptive interpolation and non-adaptive interpolation. Various non-adaptive algorithms are proposed for the image scaling, the nearest neighbour algorithm is the simplest method with low complexity and easy implementation.

The image produced using this algorithm consists of full of blocking and aliasing artefacts. The bilinear interpolation uses linear interpolation to calculate the unknown pixel value. Bilinear interpolation algorithm is used in most of image scaling processor due its low complexity, ease of implementation and image quality.
II. Proposed scaling algorithm

A filter is used as the pixels of the original input image to remove the noise and also enhances the edges. They help in reducing the blurring and aliasing artifacts produced by the bilinear interpolation algorithm. And also removes the unwanted discontinuous edges and boundaries. There are two filters combined to produce the combined filter.

Block diagram of the proposed scaling algorithm for image zooming.

A) Less complexity sharpening filter

The filter is a kernels that is used to increase the intensity of the centers and their neighboring pixels. The spatial filter is a high pass filter and clamp filter is a low pass filter. Clamp filters are the 2-D Gaussian spatial domain filters. It is composed of arrays. It having a single + value at the center and fully surrounded by 1.when the convolution is increase the image quality is increased. Convolution filter are demands large size and more memory, hardware cost.

Cross-model 2.Weights convolution of the convolution kernel. (kernels.c) T-model (a) and 3 × convolution T-model kernel. Convolution kernels.

For eg:6*6 convolution filter needs a five line buffer memory and 36 arithmetic unit which is much higher than the one line buffer memory. In the proposed work each of the filters can realized by a 2D 3*3 convolution kernal.It needs 4-memory for 2(3*3) convolution filters. It reduce the complexity of the kernels, cross model form is used to replace 3*3 convolution kernel. It decreases the memory and complexity of the kernels. Cross model form is used to replace 3*3 convolution kernel. It decreases the memory and complexity of the kernels. Cross model form is used to replace 3*3 convolution kernel. T-model and inversed T-model is composed the lower 4 parameters and upper 4 parameter respectively and to enhance the image quality in the proposed scaling algorithm T – model and inversed T model provides a low complexity and memory requirement for the sharpening filters to integrate the vlsi chip of the proposed ,low cost image scaling processor.

B) Combined filter

In the proposed algorithm, input image is first filtered using a clamp and spatial filters. It still requires two line buffers for storing the input data. The intermediate values for each T model or inversed T model filter. The able to decrease the computing resource and memory requirement. The combined filter formed the T model or inversed T model is used in the sharpening spatial and clamp filter.
The parameters S and C are the spatial and clamp filters. The reduce the one line buffer memory two only parameter in the third line. The $P(m,n-2)$ is the removed. This filter combination technique, memory requirement can be decreased from two to one line buffer.

$$P'(m,n) = \begin{bmatrix} -1 & S & -1 \\ -2 & SC - 2 & S - C \\ -1 & SC - 2 & S - C \\ -1 & \end{bmatrix}$$

$$= \frac{1}{(S - 3) \times (C + 3)} \begin{bmatrix} -1 & S - C & SC - 2 & S - C & -1 \\ -2 & S - C & -2 & \end{bmatrix}$$

III. Block diagram

This section gives a brief description about prefilters and bilinear interpolation. Fig.1 shows the block diagram of image scaling algorithm. The sharpening spatial filter and clamp filter serves as prefilters to the bilinear interpolation, to reduce the blurring and aliasing effects.

A) Line buffer

SEPD adopts a 3*3 mask, so three scanning lines are needed. If $p(i,j)$ are processed, three pixels from row $(i-1)$, row I, and row $(i+1)$ are needed to perform the designing process. With three scanning lines with two line buffers. There are designed to store the pixels at odd and even rows, respectively. To reduce cost and power consumption, the line buffer is implemented with a dual-port SRAM instead of a series of shifter registers. If the size of an image is $Iw \times Ih$, the size required for one line buffer is $Iw - 3$ bytes in which 3 represents the number of pixels stored in the register bank. The each value stored in other registers belonging to row $n+1$ will be shifted right into the next register or line buffer memory.

B) Register bank

The register bank is defined with a one line buffer memory. It is provide the ten values for the immediate usage of the combined filter. The architecture of the register bank with the structure of ten shift registers. When the shifting control signal is produced from the controller.
C) Combined filter

It minimized path delay to improve the performance by using the pipeline technology. The T model and inversed T model filters has three Reconfiguration calculation unit, one multiplier, adder, three substracts and three shifters are used in the circuit.

![Computational scheduling of the combined filter and Simplified bilinear interpolator](image)

The stages 1 and 2 show the computational scheduling of a T-model combined and an inverse Tmodelfilter. The T-model or inversed T-model filter consists of one multiplier–adder, three reconfigurable calculation units, three adders (+), three subtracters (−), and three shifters. The values of the ten source pixels can be obtained from the register bank as mentioned earlier. The T-model and the inversed T-model are used to obtain the values of \( P'(m, n) \) and \( P'(m, n+ 1) \) simultaneously. The inversed T-model combined filter is represented by means of symmetrical circuit which is similar to symmetrical structure of the T-model combined filter, for producing the filtered result of \( P(m,n+1) \). The MA can be implemented by a multiplier followed by an adder.

### A) Reconfigurable calculation unit

The RCU is designed to produce the calculation functions of \((S-C)\) and \((S-C-1)\) times of the source pixel value, which must be implemented with \(C\) and \(S\) parameters. According to the characteristics of the images, the \(C\) and \(S\) parameters values can be set by the users. Fig.7 shows the architecture of the RCU. It consists of four shifters, thremultiplexers (MUX), three SPST adders, and one sign circuit. The three adders use the SPS technique to reduce the power dissipation in the combinational VLSI design.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
<th>Computing Resource</th>
</tr>
</thead>
<tbody>
<tr>
<td>(C)</td>
<td>5, 13, 29</td>
<td>Add and Shift</td>
</tr>
<tr>
<td>(S)</td>
<td>7, 11, 19</td>
<td>Add and Shift</td>
</tr>
<tr>
<td>(S-C)</td>
<td>2, -6, -22, 6, -2, -18, 14, 6, -10</td>
<td>Add, Shift, and Sign</td>
</tr>
<tr>
<td>(S-C-1)</td>
<td>1, -7, -23, 5, -3, -19, 13, 5, -11</td>
<td>Add, Shift, and Sign</td>
</tr>
</tbody>
</table>

![Architecture of RCU](image)
B) Spurious power suppression technique (SPST)

The adders in the RCU design, uses spurious power suppression technique, are separated into two parts namely the most significant part (MSP) and the least significant part (LSP) between the eighth and the ninth bits. The adder is designed such that it latches the input data of the MSP whenever it doesn’t affect the computation results. By eliminating the computation in MSP, it not only save power consumption inside the adder in the current stage but also reduce the glitching noises which occurs in the arithmetic units in the next stage. The detection logic unit and SE unit is used to determine the effective input ranges of the operands and used to compensate the sign signals respectively. The fig.8 shows the low power adder design adopting the SPST. The three output of the detection logic unit is that close, carr_ctrl and sign, the close value denotes whether the MSP circuit can be neglected or not during the computation.

When close value of zero is fed into the MSP circuit, the switching activities in the MSP circuit freezes, to avoid the dynamic power consumption. Thus when the value of close is zero, it indicates that the MSP circuits can be closed to save power dissipation. When the MSP is negligible, the input data of MSP becomes zero in order to avoid the glitching power consumption. The detection logic unit can decide whether the input data of MSB should be latched or not. The SE is implemented by multiplexers to compensate for the sign signals of MSP. The pseudo summation (PS) from the MSP adder is given as input to the SE. By this RCU design, the hardware cost of the combined filters can be efficiently reduced.

D) Bilinear interpolation

The bilinear interpolation method is selected because of it characteristics of high quality and low complexity. It is operation of 1st performs a linear interpolation in one direction and again interpolate other direction. Itcost eight multiply, four subtract and three addition operations is used. Thus an algebraic manipulation has been used to reduce the computing resources of the bilinear interpolation.

Bilinear interpolator and controller

The four stage pipeline architecture is using a two stage stage PIPELINE Multipliers are used. To reduce the delay path of the bilinear interpolator. The Input value is p_(m,n) and p_(m,n+1) are obtained from the combined filter and symmetrical circuit. The temperature result of the function p_(m,n) +dy*p_(m,n+1) - p_(m,n) can be replaced by the previous result of p_(m+1,n+1) +dy*p_(m+1,n+1) - p_(m+1,n). The controller is implemented with finite stage machine circuit. It generates control the time and pipeline stages. The registerbank, combined filter and bilinear interpolator. Thus reducing the power consumption.

IV. Power range used

In this work compare to previous ,usage of the power is reduced .The power range is 210mW.

V. VLSI Architecture

The above architecture shows the scaling algorithm proposed in this paper consists of two combined pre-filters: sharpening spatial filter and clamp filter and one simplified bilinear interpolator. For VLSI implementation, the bilinear interpolator can directly obtain two input pixels from two combined pre-filters without any line buffer memory.
VI. Simulation Result

As per the Six stage pipeline architecture, the image is initially passed through the combined filter, where the aliasing and blurring effects are removed. After that, bilinear interpolation is performed on the filtered output to obtain a scaled image. The input image used for the image scaling process is a jpg image. The image matrix is represented by 95 x 89 pixels, which totally contains 25365 bytes pixel values. T model and inversed T model matrix is produced as the output of combined filter. The filtered pixels p’(m, n) and p’(m, n+1) are given as input to the bilinear interpolator. The fig.11 shows the bilinear interpolation output waveform with new scaled pixels. The scaled output image is displayed using the Matlab software. The output image of size 190 x 178 is obtained. The total estimated power consumption of this image scaling algorithm is 303mW at a 115 MHz operating frequency and uses about 3.74-k gate counts with peak memory usage of about 196MB.
VII. Result

Xilinx ISE 9.2i is used for synthesis and implementation of a design. In order to evaluate performance of the proposed scheme first pixel was calculated using MATLAB tool. From that binary equivalent of a pixel is obtained, for FPGA implementation. FPGA is implemented in SPARTAN 3E.

VIII. Conclusion

In this work a low complexity, a low memory requirement, high-performance and high quality VLSI architecture of the image scaling processor had been proposed. The spatial and clamp filter combining, sharing of hardware and reconfigurable techniques had been used to reduce the cost of hardware. Relative to the previous low-complexity VLSI scalar designs, this work achieves at least 34.5% reduction in gate counts and requires only one-line buffer. Usage of SPST adders reduces the power consumption to a great extent.

References


